Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
frtrglib
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Model registry
Monitor
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Valentin Bruch
frtrglib
Commits
b704582e
Unverified
Commit
b704582e
authored
Aug 18, 2022
by
Valentin Bruch
Browse files
Options
Downloads
Patches
Plain Diff
final plots: better filtering of data
parent
4a7d85a1
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
final_plots.py
+7
-2
7 additions, 2 deletions
final_plots.py
with
7 additions
and
2 deletions
final_plots.py
+
7
−
2
View file @
b704582e
...
@@ -185,7 +185,12 @@ def prepare_plotly_csv():
...
@@ -185,7 +185,12 @@ def prepare_plotly_csv():
dm
=
DataManager
()
dm
=
DataManager
()
# General overview
# General overview
reduction_dict
=
dict
(
omega
=
"
omega
"
,
vdc
=
"
vdc
"
,
vac
=
"
vac
"
,
dc_conductance
=
"
g
"
,
dc_current
=
"
idc
"
,
ac_current_abs
=
"
iac
"
,
ac_current_phase
=
"
ac_phase
"
)
reduction_dict
=
dict
(
omega
=
"
omega
"
,
vdc
=
"
vdc
"
,
vac
=
"
vac
"
,
dc_conductance
=
"
g
"
,
dc_current
=
"
idc
"
,
ac_current_abs
=
"
iac
"
,
ac_current_phase
=
"
ac_phase
"
)
data
=
dm
.
list
(
d
=
1e9
,
solver_tol_rel
=
1e-8
,
solver_tol_abs
=
1e-10
)
data
=
dm
.
list
(
d
=
1e9
,
solver_tol_rel
=
1e-8
,
solver_tol_abs
=
1e-10
,
truncation_order
=
3
)
bad_flags
=
DataManager
.
SOLVER_FLAGS
[
"
simplified_initial_conditions
"
]
\
|
DataManager
.
SOLVER_FLAGS
[
"
second_order_rg_equations
"
]
\
|
DataManager
.
SOLVER_FLAGS
[
"
extrapolate_voltage
"
]
\
|
DataManager
.
SOLVER_FLAGS
[
"
deleted
"
]
data
=
data
.
loc
[
data
.
solver_flags
&
bad_flags
==
0
]
data
=
data
.
rename
(
columns
=
reduction_dict
)
data
=
data
.
rename
(
columns
=
reduction_dict
)
data
.
g
*=
np
.
pi
data
.
g
*=
np
.
pi
data
.
omega
/=
TK_VOLTAGE
data
.
omega
/=
TK_VOLTAGE
...
@@ -194,7 +199,7 @@ def prepare_plotly_csv():
...
@@ -194,7 +199,7 @@ def prepare_plotly_csv():
data
.
idc
/=
TK_VOLTAGE
data
.
idc
/=
TK_VOLTAGE
data
.
iac
/=
TK_VOLTAGE
data
.
iac
/=
TK_VOLTAGE
data
=
data
.
sort_values
([
"
vac
"
,
"
vdc
"
,
"
omega
"
])
data
=
data
.
sort_values
([
"
vac
"
,
"
vdc
"
,
"
omega
"
])
data
.
to_csv
(
"
html/full.csv
"
,
columns
=
reduction_dict
.
values
())
#
data.to_csv("html/full.csv", columns=reduction_dict.values())
# omega = 5Tk
# omega = 5Tk
for
omega
,
name
in
zip
((
16.5372
,
9.2159791
,
5.8206184
,
7.1271
),
(
"
omega5
"
,
"
compare_bruhat18a
"
,
"
compare_bruhat18b
"
,
"
compare_kogan04
"
)):
for
omega
,
name
in
zip
((
16.5372
,
9.2159791
,
5.8206184
,
7.1271
),
(
"
omega5
"
,
"
compare_bruhat18a
"
,
"
compare_bruhat18b
"
,
"
compare_kogan04
"
)):
reduced
=
data
.
loc
[
np
.
isclose
(
data
.
omega
*
TK_VOLTAGE
,
omega
)
&
(
data
.
method
==
"
mu
"
)
&
(
data
.
voltage_branches
==
4
)]
reduced
=
data
.
loc
[
np
.
isclose
(
data
.
omega
*
TK_VOLTAGE
,
omega
)
&
(
data
.
method
==
"
mu
"
)
&
(
data
.
voltage_branches
==
4
)]
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment